Merge Network for a Non-Von Neumann Accumulate Accelerator in a 3D Chip - Anirudh Jain - ICRC 2018
-
143 views
Anirudh Jain, Georgia Tech, presents his group’s research findings on tackling the issue of the high energy costs of moving data for computation. Considering logic-memory integration that helps mitigate the von Neumann bottleneck, Jain explains how this has enabled a new class of architectures that help accelerate graph analytics and operations on sparse data streams.
- Published on
- March 5, 2019
NEXT UP
- 00:24:34
RNSnet: In-Memory Neural Network Acceleration Using Residue Number System - Sahand Salamat - ICRC 2018
205 views - 00:22:56
Defense Machines: Towards Autonomous Network Security Systems - Aman Singh - ICRC 2018
166 views - 00:30:56
Standards In Fog Computing - Tao Zhang and John Zao, Fog World Congress 2018
168 views - 00:50:00
Keynote: Planning for Autonomous Systems in the Trentino Region - Paolo Traverso
167 views - 00:33:02
Landing in a Self-Flying Airplane. Ready for it? - Antonio Crespo
162 views - 00:25:22
Welcome and Introduction to SAS - Roberto Saracco
118 views