A 3D Heterogenous Integration Future: Enabling Continued Scaling of Electronics Systems

146 views
Download
  • Share
#heterogeneous integration #2D #3D #chiplets

(51:10 +Q&A)   A detailed view of computer system chip packaging, from single-chip packages to 2-D and 3-D heterogeneous integration and chiplets, as presented at the Electronics Packaging Society's one-day Workshop as part of SEMICON/West in San Francisco.  This is a great overview by IMEC's VP of R&D.
Dr Eric Beyne, IMEC, received the Degree in Electrical Engineering in 1983 and the Ph.D. in Applied Sciences in 1990, both from the Katholieke Universiteit Leuven, Belgium. Since 1986 he has been with IMEC in Leuven, Belgium where he has worked on advanced packaging and interconnect technologies. Currently, he is an IMEC fellow, VP of R&D, and Program Director of imec’s 3D System Integration program.

For additional videos of recent programs, and to be notified about upcoming meetings and webinars from the Silicon Valley EPS Chapter, please add yourself to our ListServ Dlist:  www.ieee.org/scveps.

(51:10 +Q&A)   A detailed view of computer system chip packaging, from single-chip packages to 2-D and 3-D heterogeneous integration and chiplets, as presented at the Electronics Packaging Society's one-day Workshop as part of SEMICON/West in San Francisco.  This is a great overview ...

Speakers in this video

Advertisment

Advertisment