Network Architecture for Silicon Quantum Computing

8 views
Download
  • Share
Create Account or Sign In to post comments
#quantum computing #Spin Qubit Processor #quantum error #scalability #Si MOS #quantum dots

(32:32+ Q&A) Prof. Jonathan Baugh, Univ. of Waterloo -- Presentation from 2023 Workshop on Quantum Computing: Devices, Cryogenic Electronics and Packaging (QC-DCEP) ...
Summary: This talk will focus on electron spin qubits in silicon MOS quantum dots, and the prospects for building a large-scale processor. We propose a node/network architecture for implementing surface code quantum error correction. The scheme splits the scalability problem in two parts: inter-node entanglement distribution and intra-node operations. This approach relaxes constraints on wiring densities and allows the co-integration of cryo-CMOS readout and multiplexing circuits. I will discuss our experimental efforts to simplify the design of Si MOS quantum dots to improve prospects for scalability, as well as the characterization and modelling of cryo-CMOS circuits.
Jonathan Baugh is a Professor of Chemistry at the University of Waterloo, and a faculty member of the Institute for Quantum Computing since 2007. He is an expert in semiconductor nano-electronic devices and quantum information processing, with >74 peer-reviewed publications spanning several areas of quantum nanotechnology research. To date, he has secured over $6.5 million in external research funding and has overseen the mentorship of 36 postdoctoral and graduate researchers. He is a respected member of the quantum community, serving as co-organizer for the Spin Canada workshops in 2017 and 2019. Prior to joining the University of Waterloo, he was a Visiting Researcher at the University of Tokyo and received a PhD in Physics in 2001 from the University of North Carolina at Chapel Hill.

Additional videos from the QC-DCEP Workhop can be accessed at https://attend.ieee.org/qc-dcep.

(32:32+ Q&A) Prof. Jonathan Baugh, Univ. of Waterloo -- Presentation from 2023 Workshop on Quantum Computing: Devices, Cryogenic Electronics and Packaging (QC-DCEP) ...
Summary: This talk will focus on electron spin qubits in silicon MOS quantum dots, and the prospects for building a large-scale processor. We propose a node/network architecture for implementing surface code quantum error correction. The scheme splits the scalability problem in two parts: inter-node entanglement distribution and intra-node operations. This approach relaxes constraints on wiring densities ...

Speakers in this video

Advertisment

Advertisment